

April 1988 Revised September 2000

### 74F64

# 4-2-3-2-Input AND-OR-Invert Gate

## **General Description**


This device contains gates configured to perform a 4-2-3-2 input AND-OR-INVERT function.

#### **Ordering Code:**


Order Number	Package Number	Package Description		
74F64SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow		
74F64SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
74F64PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbol**



#### **Connection Diagram**



## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
riii Nailles	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>n</sub> , B <sub>n</sub> , C <sub>n</sub> , D <sub>n</sub>	Inputs	1.0/1.0	20 μA/–0.6 mA		
ō	Output	50/33.3	−1 mA/20 mA		

© 2000 Fairchild Semiconductor Corporation

DS009467

www.fairchildsemi.com

## **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature -55°C to +125°C Ambient Temperature under Bias

Junction Temperature under Bias -55°C to +150°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ ) Standard Output -0.5V to  $V_{CC}$ 

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA)

#### **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter		Units	V <sub>CC</sub>	Conditions		
V <sub>IH</sub>	Input HIGH Voltage		V		Recognized as a HIGH Signal		
V <sub>IL</sub>	Input LOW Voltage		V		Recognized as a LOW Signal		
V <sub>CD</sub>	Input Clamp Diode Voltage		V	Min	$I_{IN} = -18 \text{ mA}$		
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	V	Min	I <sub>OH</sub> = -1 mA		
	Voltage	5% V <sub>CC</sub>			$I_{OH} = -1 \text{ mA}$		
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>	V	Min	I <sub>OL</sub> = 20 mA		
I <sub>IH</sub>	Input HIGH		μА	Max	V - 2.7V		
	Current		μΑ	IVIAX	$V_{IN} = 2.7V$		
I <sub>BVI</sub>	Input HIGH Current				V 7.0V		
	Breakdown Test		μA Max		V <sub>IN</sub> = 7.0V		
I <sub>CEX</sub>	Output High Leakage Current		μА	Max	$V_{OUT} = V_{CC}$		
V <sub>ID</sub>	Input Leakage		V	0.0	I <sub>ID</sub> = 1.9 μA		
	Test		v	0.0	All Other Pins Grounded		
I <sub>OD</sub>	Output Leakage			0.0	V <sub>IOD</sub> = 150 mV		
	Circuit Current		μΑ	0.0	All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current		mA	Max	V <sub>IN</sub> = 0.5V		
los	Output Short-Circuit Current		mA	Max	V <sub>OUT</sub> = 0V		
I <sub>CCH</sub>	Power Supply Current		mA	Max	V <sub>O</sub> = HIGH		
I <sub>CCL</sub>	Power Supply Current		mA	Max	$V_O = LOW$		

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0^\circ$ to $+70^\circ$ C $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	2.5	4.6	6.5	2.5	7.5	no
t <sub>PHL</sub>	$A_n$ , $B_n$ , $C_n$ , $D_n$ to $\overline{O}$	1.5	3.2	4.5	1.5	5.5	ns



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.023 $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ TYP (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$  TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$ 

www.fairchildsemi.com

N144 (REV.E)