FAIRCHILD

SEMICONDUCTOR

74F544 Octal Registered Transceiver

General Description

The 74F544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA while the B outputs are rated for 64 mA. The 74F544 inverts data in both directions.

- Features
- 8-bit octal transceiverBack-to-back registers for storage
- Back-to-back registers for storage
 Separate controls for data flow in each direction
- A outputs sink 24 mA, B outputs sink 64 mA

April 1988

Revised October 2000

A outputs sink 24 mA, B outputs sink 64 i


Ordering Code:

Order Number	Package Number	r Package Description				
74F544SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F544MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide				
74F544SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols

Connection Diagram



74F544

Unit Loading/Fan Out

Dia Manag	Description	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
OEAB	A-to-B Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA		
OEBA	B-to-A Output Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
CEAB	A-to-B Enable Input (Active LOW)	1.0/2.0	20 μA/–1.2 mA		
CEBA	B-to-A Enable Input (Active LOW)	1.0/2.0	20 μA/–1.2 mA		
LEAB	A-to-B Latch Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
LEBA	B-to-A Latch Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
$\overline{A}_0 - \overline{A}_7$	A-to-B Data Inputs or	3.5/1.083	70 μA/–650 μA		
	B-to-A 3-STATE Outputs	150/40(33.3)	–3 mA/24 mA (20 mA)		
B ₀ –B ₇	B-to-A Data Inputs or	3.5/1.083	70 μΑ/–650 μΑ		
	A-to-B 3-STATE Outputs	600/106.6(80)	–12 mA/64 mA (48 mA)		

Functional Description

The 74F544 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (\overline{CEAB}) input must be LOW in order to enter data from \overline{A}_0 – \overline{A}_7 or take data from \overline{B}_0 – \overline{B}_7 , as indicated in the Data I/O Control Table. With \overline{CEAB} LOW, a LOW signal on the A-to-B Latch Enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA} , LEBA and \overline{OEBA} inputs.

Data I/O Control Table


Inputs			Latch	Output	
CEAB	LEAB	OEAB	Status	Buffers	
Н	Х	Х	Latched	High Z	
Х	н	Х	Latched	—	
L	L	Х	Transparent	—	
Х	Х	Н	—	High Z	
L	х	L	—	Driving	
I = HIGH Vol	tage Level				

L = LOW Voltage Level

X = Immaterial

Note: A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\text{CEBA}},$ $\overline{\text{LEBA}}$ and $\overline{\text{OEBA}}$

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) -65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA},$ (except $\overline{A}_n, \overline{B}_n$)
V _{OH}	Output HIGH Voltage	10% V _{CC} 10% V _{CC} 10% V _{CC} 5% V _{CC} 5% V _{CC}	2.5 2.4 2.0 2.7 2.7			V	Min	$\begin{split} &I_{OH} = -1 \text{ mA } (\overline{A}_n) \\ &I_{OH} = -3 \text{ mA } (\overline{A}_n, \overline{B}_n) \\ &I_{OH} = -15 \text{ mA } (\overline{B}_n) \\ &I_{OH} = -1 \text{ mA } (\overline{A}_n) \\ &I_{OH} = -3 \text{ mA } (\overline{A}_n, \overline{B}_n) \end{split}$
V _{OL}	Output LOW Voltage	10% V _{CC} 10% V _{CC}			0.5 0.55	V	Min	$I_{OL} = 24 \text{ mA} (\overline{A}_n)$ $I_{OL} = 64 \text{ mA} (\overline{B}_n)$
Ι _{ΙΗ}	Input HIGH Current				20.0 5.0	μA	Max	$V_{IN} = 2.7V \text{ (except } \overline{A}_n, \overline{B}_n)$
I _{BVI}	Input HIGH Current Breakdown Test				7.0	μΑ	Max	$V_{IN} = 7.0V \text{ (except } \overline{A}_n, \overline{B}_n\text{)}$
I _{BVIT}	Input HIGH Current Breakdown (I/O)				0.5	mA	Max	$V_{IN} = 5.5V \ (\overline{A}_n, \overline{B}_n)$
I _{CEX}	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC} (\overline{A}_n, \overline{B}_n)$
V _{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
Ι _{ΙL}	Input LOW Current				-0.6 -1.2	mA	Max	
I _{IH} + I _{OZH}	Output Leakage Current				70	μΑ	Max	$V_{OUT} = 2.7V (\overline{A}_n, \overline{B}_n)$
I _{IL} + I _{OZL}	Output Leakage Current				-650	μΑ	Max	$V_{OUT} = 0.5V (\overline{A}_n, \overline{B}_n)$
I _{OS}	Output Short-Circuit Current		-60 -100		-150 -225	mA	Max	$\begin{split} V_{OUT} &= 0V \; (\overline{A}_n) \\ V_{OUT} &= 0V \; (\overline{B}_n) \end{split}$
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V (\overline{A}_n, \overline{B}_n)$
ICCH	Power Supply Current			70	105	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			85	130	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current			83	125	mA	Max	$V_{\Omega} = HIGH Z$

DC Electrical Characteristics

Symbol		T _A = +25°C			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		$T_A = 0^{\circ}C$ to $+70^{\circ}C$		
	Parameter		V _{CC} = +5.0V C _L = 50 pF			$V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		V _{CC} = +5.0V C _L = 50 pF	
	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	1
t _{PLH}	Propagation Delay	3.0	7.0	9.5	3.0	12.0	3.0	10.5	
t _{PHL}	Transparent Mode	3.0	5.0	6.5	2.5	8.5	3.0	7.5	ns
	\overline{A}_n to \overline{B}_n or \overline{B}_n to \overline{A}_n								
t _{PLH}	Propagation Delay	6.0	10.0	13.0	6.0	18.0	6.0	14.5	ns
t _{PHL}	LEBA to An	4.0	7.0	9.5	4.0	11.5	4.0	10.5	
t _{PLH}	Propagation Delay	6.0	10.0	13.0	6.0	18.0	6.0	14.5	ns
t _{PHL}	LEAB to B _n	4.0	7.0	9.5	4.0	11.5	4.0	10.5	
t _{PZH}	Output Enable Time	3.0	7.0	9.0	3.0	11.0	3.0	10.0	
t _{PZL}	\overline{OEBA} or \overline{OEAB} to \overline{A}_n or \overline{B}_n	4.0	7.5	10.5	4.0	13.0	4.0	12.0	
	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to $\overline{\text{A}}_{n}$ or $\overline{\text{B}}_{n}$								
t _{PHZ}	Output Disable Time	1.0	6.0	8.0	2.0	10.0	1.0	9.0	ns
t _{PLZ}	\overline{OEBA} or \overline{OEAB} to \overline{A}_n or \overline{B}_n	2.5	5.5	10.5	2.0	9.5	2.5	11.5	
	\overline{CEBA} or \overline{CEAB} to \overline{A}_n or \overline{B}_n								

AC Operating Requirements

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	3.0		3.0		3.0		
t _S (L)	An or Bn to LEBA or LEAB	3.0		3.0		3.0		ns
t _H (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0		115
t _H (L)	\overline{A}_n or \overline{B}_n to LEBA or LEAB	3.0		3.0		3.0		
t _W (L)	Latch Enable, B to A	6.0		9.0		7.5		ns
	Pulse Width, LOW	0.0		9.0		1.5		115

