
INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Aug 27 2003 May 16





This datasheet has been downloaded from http://www.digchip.com at this page

HILIP

FEATURES

- Wide analog input voltage range from –5 V to +5 V
- Low ON-resistance:
 - 80 Ω (typical) at V_{CC} V_{EE} = 4.5 V
 - 70 Ω (typical) at V_{CC} V_{EE} = 6.0 V
 - 60 Ω (typical) at V_{CC} V_{EE} = 9.0 V
- Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
- Typical "break before make" built in
- Complies with JEDEC standard no. 8-1 A
- ESD protection:
 - HBM EIA/JESD22-A114-A exceeds 2000 V
 - MM EIA/JESD22-A115-A exceeds 200 V.
- Specified from –40 to +85 $^{\circ}\text{C}$ and –40 to +125 $^{\circ}\text{C}.$

APPLICATIONS

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating.

DESCRIPTION

The 74HC4052/74HCT4052 are high-speed Si-gate CMOS devices and are pin compatible with the HEF4052B. They are specified in compliance with JEDEC standard no. 7A.

74HC4052; 74HCT4052

The 74HC4052/74HCT4052 are dual 4-channel analog multiplexers or demultiplexers with common select logic. Each multiplexer has four independent inputs/outputs (pins nY0 to nY3) and a common input/output (pin nZ). The common channel select logics include two digital select inputs (pins S0 and S1) and an active LOW enable input (pin \overline{E}). When pin \overline{E} = LOW, one of the four switches is selected (low-impedance ON-state) with pins S0 and S1. When pin \overline{E} = HIGH, all switches are in the high-impedance OFF-state, independent of pins S0 and S1.

 V_{CC} and GND are the supply voltage pins for the digital control inputs (pins S0, S1, and \overline{E}). The V_{CC} to GND ranges are 2.0 to 10.0 V for 74HC4052 and 4.5 to 5.5 V for 74HCT4052. The analog inputs/outputs (pins nY0 to nY3 and nZ) can swing between V_{CC} as a positive limit and V_{EE} as a negative limit. $V_{CC} - V_{EE}$ may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, V_{EE} is connected to GND (typically ground).

	INPUT ⁽¹⁾		CHANNEL BETWEEN
Ē	S1	S0	
L	L	L	nY0 and nZ
L	L	Н	nY1 and nZ
L	Н	L	nY2 and nZ
L	Н	Н	nY3 and nZ
Н	Х	Х	none

FUNCTION TABLE

Note

1. H = HIGH voltage level

L = LOW voltage level

X = don't care.

74HC4052; 74HCT4052

QUICK REFERENCE DATA

 $V_{EE} = GND = 0 V$; $T_{amb} = 25 \circ C$; $t_r = t_f = 6 ns$.

SYMBOL	PARAMETER	CONDITIONS	TYF	PICAL	UNIT
STWBOL	FARAMETER	CONDITIONS	74HC4052	74HCT4052	UNIT
t _{PZH} /t _{PZL}	turn-on time \overline{E} or Sn to V _{os}	$\begin{array}{l} C_{L} = 15 \; pF; \; R_{L} = 1 \; k\Omega; \\ V_{CC} = 5 \; V \end{array}$	28	18	ns
t _{PHZ} /t _{PLZ}	turn-off time \overline{E} or Sn to V _{os}	$\begin{split} & C_L = 15 \ pF; \ R_L = 1 \ k\Omega; \\ & V_CC = 5 \ V \end{split}$	21	13	ns
CI	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per switch	notes 1 and 2	57	57	pF
C _S	maximum switch capacitance	independent (Y)	5	5	pF
		common (Z)	12	12	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_{D} = C_{PD} \times V_{CC}{}^{2} \times f_{i} \times N + \Sigma[(C_{L} + C_{S}) \times V_{CC}{}^{2} \times f_{o}] \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

 C_S = maximum switch capacitance in pF;

 V_{CC} = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma[(C_L + C_S) \times V_{CC}^2 \times f_o] = \text{sum of the outputs.}$

2. For 74HC4052 the condition is $V_I = GND$ to V_{CC}


For 74HCT4052 the condition is $V_I = GND$ to $V_{CC} - 1.5$ V.

ORDERING INFORMATION

			PACKAGE		
TYPE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74HC4052D	–40 to +125 °C	16	SO16	plastic	SOT109-3
74HCT4052D	–40 to +125 °C	16	SO16	plastic	SOT109-3
74HC4052DB	–40 to +125 °C	16	SSOP16	plastic	SOT338-1
74HCT4052DB	–40 to +125 °C	16	SSOP16	plastic	SOT338-1
74HC4052N	–40 to +125 °C	16	DIP16	plastic	SOT38-9
74HCT4052N	–40 to +125 °C	16	DIP16	plastic	SOT38-9
74HC4052PW	–40 to +125 °C	16	TSSOP16	plastic	SOT403-1
74HC4052BQ	–40 to +125 °C	16	DHVQFN16	plastic	SOT763-1
74HCT4052BQ	–40 to +125 °C	16	DHVQFN16	plastic	SOT763-1

PINNING

PIN	SYMBOL	DESCRIPTION
1	2Y0	independent input or output
2	2Y2	independent input or output
3	2Z	common input or output
4	2Y3	independent input or output
5	2Y1	independent input or output
6	Ē	enable input (active LOW)
7	V _{EE}	negative supply voltage
8	GND	ground (0 V)
9	S1	select logic input
10	S0	select logic input
11	1Y3	independent input or output
12	1Y0	independent input or output
13	1Z	common input or output
14	1Y1	independent input or output
15	1Y2	independent input or output
16	V _{CC}	positive supply voltage








Fig.2 Pin configuration DHVQFN16.



74HC4052; 74HCT4052



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to $V_{EE} = GND$ (ground = 0 V); note 1.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+11.0	V
I _{IK}	input diode current	$V_I < -0.5$ V or $V_I > V_{CC}$ + 0.5 V	-	±20	mA
I _{SK}	switch diode current	$V_{\rm S}$ < -0.5 V or $V_{\rm S}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _S	switch current	$-0.5 \text{ V} < \text{V}_{\text{S}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{EE}	V _{EE} current		-	±20	mA
I _{CC} ; I _{GND}	V _{CC} or GND current		-	±50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	$T_{amb} = -40$ to +125 °C; note	-	500	mW
P _S	power dissipation per switch		-	100	mW

Notes

- To avoid drawing V_{CC} current out of pins nZ, when switch current flows in pins nYn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into pins nZ, no V_{CC} current will flow out of pins nYn. In this case there is no limit for the voltage drop across the switch, but the voltages at pins nYn and nZ may not exceed V_{CC} or V_{EE}.
- 2. For DIP16 packages: above 70 °C derate linearly with 12 mW/K.

For SO16 packages: above 70 °C derate linearly with 8 mW/K.


For SSOP16 and TSSOP16 packages: above 60 °C derate linearly with 5.5 mW/K.


For DHVQFN16 packages: above 60 °C derate linearly with 4.5 mW/K.

74HC4052; 74HCT4052

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	7	74HC405	52	7	4НСТ40	52	
SYMBOL		CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage	see Figs 7 and 8							
		V _{CC} – GND	2.0	5.0	10.0	4.5	5.0	5.5	V
		$V_{CC} - V_{EE}$	2.0	5.0	10.0	2.0	5.0	10.0	V
VI	input voltage		GND	-	V _{CC}	GND	-	V _{CC}	V
Vs	switch voltage		V _{EE}	_	V _{CC}	V _{EE}	-	V _{CC}	V
T _{amb}	operating ambient	see DC and AC	-40	+25	+85	-40	+25	+85	°C
	temperature	characteristics per device	-40	-	+125	-40	_	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 2.0 V	-	6.0	1000	-	6.0	500	ns
		V _{CC} = 4.5 V	-	6.0	500	-	6.0	500	ns
		V _{CC} = 6.0 V	-	6.0	400	-	6.0	500	ns
		V _{CC} = 10.0 V	-	6.0	250	-	6.0	500	ns





74HC4052; 74HCT4052

DC CHARACTERISTICS

Family 74HC4052

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input; V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output; voltages are referenced to GND (ground = 0 V).

	DADAMETED	TEST CONDIT	IONS			TVD		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	V _{EE} (V)	MIN.	TYP.	MAX.	UNIT
T _{amb} = -40) to +85 ° C ; note 1				•			
V _{IH}	HIGH-level input		2.0	-	1.5	1.2	-	V
	voltage		4.5	_	3.15	2.4	-	V
			6.0	-	4.2	3.2	-	V
			9.0	-	6.3	4.7	-	V
V _{IL}	LOW-level input		2.0	-	-	0.8	0.5	V
	voltage		4.5	-	-	2.1	1.35	V
			6.0	-	-	2.8	1.8	V
			9.0	-	-	4.3	2.7	V
I _{LI}	input leakage current	$V_I = V_{CC}$ or GND	6.0	0	-	-	±1.0	μA
			10.0	0	-	-	±2.0	μA
I _{S(OFF)}	analog switch OFF-state current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{S} = V_{CC} - V_{EE}; \text{ see Fig.9}$						
		per channel	10.0	0	-	-	±1.0	μA
		all channels	10.0	0	-	-	±2.0	μA
I _{S(ON)}	analog switch ON-state current		10.0	0	-	-	±2.0	μA
I _{CC}	quiescent supply	$V_I = V_{CC}$ or GND;	6.0	0	_	-	80.0	μA
	current	$V_{is} = V_{EE} \text{ or } V_{CC};$ $V_{os} = V_{CC} \text{ or } V_{EE}$	10.0	0	-	_	160.0	μA

74HC4052; 74HCT4052

		TEST CONDIT	IONS			TVD		
SYMBOL	PARAMETER	OTHER	V _{cc} (V)	V _{EE} (V)	MIN.	TYP.	MAX.	UNIT
T _{amb} = -40) to +125 °C				•			
V _{IH}	HIGH-level input		2.0	-	1.5	-	-	V
	voltage		4.5	-	3.15	-	_	V
			6.0	-	4.2	-	_	V
			9.0	-	6.3	-	-	V
V _{IL}	LOW-level input		2.0	-	-	-	0.5	V
	voltage		4.5	-	-	-	1.35	V
			6.0	-	-	-	1.8	V
			9.0	-	-	-	2.7	V
l _{LI}	input leakage current	$V_I = V_{CC}$ or GND	6.0	0	-	_	±1.0	μA
			10.0	0	-	-	±2.0	μA
$I_{S(OFF)}$	analog switch OFF-state current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{S} = V_{CC} - V_{EE}; \text{ see Fig.9}$						
		per channel	10.0	0	-	-	±1.0	μA
		all channels	10.0	0	-	-	±2.0	μA
I _{S(ON)}	analog switch ON-state current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{S} = V_{CC} - V_{EE}; \text{ see Fig.10}$	10.0	0	-	-	±2.0	μA
I _{CC}	quiescent supply	$V_{I} = V_{CC}$ or GND;	6.0	0	-	-	160	μA
	current		10.0	0	_	-	320.0	μA

Note

1. All typical values are measured at T_{amb} = 25 °C.

74HC4052; 74HCT4052


Family 74HCT4052


 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input; V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output; voltages are referenced to GND (ground = 0 V).

		TEST CONDIT	IONS			TVD	MAY	
SYMBOL	PARAMETER	OTHER	V _{cc} (V)	V _{EE} (V)	MIN.	TYP.	MAX.	
T _{amb} = -40) to +85 ° C ; note 1		ł	•			1	
V _{IH}	HIGH-level input voltage		4.5 to 5.5	-	2.0	1.6	-	V
V _{IL}	LOW-level input voltage		4.5 to 5.5	_	-	1.2	0.8	V
ILI	input leakage current	$V_{I} = V_{CC}$ or GND	5.5	0	-	-	±1.0	μA
I _{S(OFF)}	analog switch OFF-state current							
		per channel	10.0	0	-	-	±1.0	μA
		all channels	10.0	0	-	-	±2.0	μA
I _{S(ON)}	analog switch ON-state current		10.0	0	-	-	±2.0	μA
I _{CC}	quiescent supply	$V_I = V_{CC}$ or GND;	5.5	0	-	-	80.0	μA
	current	$V_{is} = V_{EE} \text{ or } V_{CC};$ $V_{os} = V_{CC} \text{ or } V_{EE}$	5.0	-5.0	-	-	160.0	μA
ΔI _{CC}	additional quiescent supply current per input	$V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND	4.5 to 5.5	0	-	45	202.5	μA
$T_{amb} = -40$) to +125 °C							
V _{IH}	HIGH-level input voltage		4.5 to 5.5	-	2.0	-	-	V
V _{IL}	LOW-level input voltage		4.5 to 5.5	-	-	-	0.8	V
ILI	input leakage current	$V_{I} = V_{CC}$ or GND	5.5	0	-	-	±1.0	μA
I _{S(OFF)}	analog switch OFF-state current							
		per channel	10.0	0	-	-	±1.0	μA
		all channels	10.0	0	-	-	±2.0	μA
I _{S(ON)}	analog switch ON-state current		10.0	0	-	-	±2.0	μA
I _{CC}	quiescent supply	$V_I = V_{CC}$ or GND;	5.5	0	-	-	160.0	μA
	current	$V_{is} = V_{EE} \text{ or } V_{CC};$ $V_{os} = V_{CC} \text{ or } V_{EE}$	5.0	-5.0	-	-	320.0	μA
ΔI_{CC}	additional quiescent supply current per input	$V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND	4.5 to 5.5	0	-	-	220.5	μA

Note

1. All typical values are measured at $T_{amb} = 25 \text{ °C}$.





74HC4052; 74HCT4052


Resistance R_{ON} for 74HC4052 and 74HCT4052


Vis is the input voltage at pins nYn or nZ, whichever is assigned as an input; see notes 1 and 2; see Fig.11.

SVMDOL		TEST		NS		MIN			
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	V _{EE} (V)	I _S (μΑ)	MIN.	TYP.	MAX.	UNIT
T _{amb} = -40) to +85 °C; note 3			•					
R _{ON(peak)}	ON-resistance	$V_{is} = V_{CC}$ to V_{EE} ;	2.0	0	100	-	-	-	Ω
	(peak)	$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	1000	-	100	225	Ω
			6.0	0	1000	-	90	200	Ω
			4.5	-4.5	1000	_	70	165	Ω
R _{ON(rail)}	ON-resistance (rail)	$V_{is} = V_{EE};$	2.0	0	100	-	150	-	Ω
		$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	1000	_	80	175	Ω
			6.0	0	1000	_	70	150	Ω
			4.5	-4.5	1000	-	60	130	Ω
	$V_{is} = V_{CC};$	2.0	0	100	-	150	_	Ω	
	$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	1000	-	90	200	Ω	
		6.0	0	1000	_	80	175	Ω	
			4.5	-4.5	1000	_	65	150	Ω
ΔR_{ON}	maximum	$V_{is} = V_{CC}$ to V_{EE} ;	2.0	0	_	_	_	_	Ω
	ON-resistance	$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	_	_	9	_	Ω
		ifference between	6.0	0	_	_	8	_	Ω
	any two channels		4.5	-4.5	_	-	6	_	Ω
T _{amb} = -40) to +125 °C	•	·	•	•				-
R _{ON(peak)}	ON-resistance	$V_{is} = V_{CC}$ to V_{EE} ;	2.0	0	100	-	_	_	Ω
. ,	(peak)	$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	1000	_	_	270	Ω
			6.0	0	1000	_	_	240	Ω
			4.5	-4.5	1000	_	_	195	Ω
R _{ON(rail)}	ON-resistance (rail)	$V_{is} = V_{EE};$	2.0	0	100	-	-	_	Ω
. ,		$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	1000	-	-	210	Ω
			6.0	0	1000	_	_	180	Ω
			4.5	-4.5	1000	-	-	160	Ω
		$V_{is} = V_{CC};$	2.0	0	100	-	-	-	Ω
		$V_{I} = V_{IH} \text{ or } V_{IL}$	4.5	0	1000	-	-	240	Ω
		6.0	0	1000	-	-	210	Ω	
			4.5	-4.5	1000	_	_	180	Ω

Notes

- 1. For 74HC4052: V_{CC} GND or V_{CC} V_{EE} = 2.0, 4.5, 6.0 and 9.0 V; for 74HCT4052: V_{CC} GND = 4.5 and 5.5 V, V_{CC} V_{EE} = 2.0, 4.5, 6.0 and 9.0 V.
- 2. When supply voltages (V_{CC} V_{EE}) near 2.0 V the analog switch ON-resistance becomes extremely non-linear. When using a supply of 2 V, it is recommended to use these devices only for transmitting digital signals.
- 3. All typical values are measured at T_{amb} = 25 °C.





74HC4052; 74HCT4052

AC CHARACTERISTICS

Type 74HC4052

GND = 0 V; $t_r = t_f = 6 ns$; $C_L = 50 pF$.

	DADAMETED	TEST COND	ITIONS			TVD		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	V _{EE} (V)	MIN.	TYP.	MAX.	UNIT
T _{amb} = -40) to +85 °C; note 1			1		1	1	
t _{PHL} /t _{PLH}	propagation delay V _{is} to V _{os}	$R_L = \infty$; see Fig.19	2.0	0	-	14	75	ns
			4.5	0	-	5	15	ns
			6.0	0	-	4	13	ns
			4.5	-4.5	-	4	10	ns
t _{PZH} /t _{PZL}	turn-on time \overline{E} , Sn to V _{os}	$R_L = \infty$; see Figs 20,	2.0	0	-	105	405	ns
		22 and 21	4.5	0	-	38	81	ns
			6.0	0	-	30	69	ns
			4.5	-4.5	-	26	58	ns
t _{PHZ} /t _{PLZ}	turn-off time \overline{E} , Sn to V _{os}	$R_L = 1 k\Omega$; see Figs 20,	2.0	0	-	74	315	ns
		22 and 21	4.5	0	-	27	63	ns
			6.0	0	-	22	54	ns
			4.5	-4.5	-	22	48	ns
T _{amb} = -40) to +125 °C							
t _{PHL} /t _{PLH}	propagation delay V_{is} to V_{os}	$R_L = \infty$; see Fig.19	2.0	0	-	-	90	ns
			4.5	0	-	-	18	ns
			6.0	0	-	-	15	ns
			4.5	-4.5	-	-	12	ns
t _{PZH} /t _{PZL}	turn-on time \overline{E} , Sn to V _{os}	$R_L = \infty$; see Figs 20,	2.0	0	-	_	490	ns
		22 and 21	4.5	0	-	_	98	ns
			6.0	0	-	-	83	ns
			4.5	-4.5	-	-	69	ns
t _{PHZ} /t _{PLZ}	turn-off time \overline{E} , Sn to V _{os}	$R_L = 1 k\Omega$; see Figs 20,	2.0	0	-	-	375	ns
		22 and 21	4.5	0	-	-	75	ns
			6.0	0	-	-	64	ns
			4.5	-4.5	-	-	57	ns

Note

1. All typical values are measured at T_{amb} = 25 °C.

74HC4052; 74HCT4052

Type 74HCT4052

GND = 0 V; $t_r = t_f = 6 ns$; $C_L = 50 pF$.

SYMBOL		TEST COND	ITIONS			TVD		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	V _{EE} (V)	MIN.	TYP.	MAX.	UNIT
T _{amb} = -40) to +85 ° C ; note 1						•	
t _{PHL} /t _{PLH}	propagation delay V_{is} to V_{os}	$R_L = \infty$; see Fig.19	4.5	0	_	5	15	ns
			4.5	-4.5	_	4	10	ns
t _{PZH} /t _{PZL}	turn-on time \overline{E} , Sn to V _{os}	$R_L = 1 k\Omega$; see Figs 20,	4.5	0	_	41	88	ns
		22 and 21	4.5	-4.5	_	28	60	ns
$t_{PHZ} t_{PLZ}$ turn-off time \overline{E} , Sn to V _{os}	$R_L = 1 k\Omega$; see Figs 20,	4.5	0	_	26	63	ns	
		22 and 21	4.5	-4.5	_	21	48	ns
T _{amb} = -40) to +125 °C		•	•	•			
t _{PHL} /t _{PLH}	propagation delay V _{is} to V _{os}	R _L = ∞; see Fig.19	4.5	0	_	-	18	ns
			4.5	-4.5	-	-	12	ns
t _{PZH} /t _{PZL}	turn-on time \overline{E} , Sn to V _{os}	$R_L = 1 k\Omega$; see Figs 20,	4.5	0	-	-	105	ns
		22 and 21	4.5	-4.5	-	-	72	ns
t _{PHZ} /t _{PLZ} tu	turn-off time \overline{E} , Sn to V _{os}	$R_L = 1 k\Omega$; see Figs 20,	4.5	0	_	-	75	ns
		22 and 21	4.5	-4.5	-	-	57	ns

Note

1. All typical values are measured at $T_{amb} = 25 \ ^{\circ}C$.

74HC4052; 74HCT4052


Type 74HC4052 and 74HCT4052

Recommended conditions and typical values; GND = 0 V; $T_{amb} = 25 °C$; $C_L = 50 pF$. V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input. V_{os} is the output voltage at pins nYn or nZ, whichever is assigned as an output.


SYMBOL	PARAMETER	TEST CONDITIONS					
		OTHER	V _{is(p-p)} (V)	V _{CC} (V)	V _{EE} (V)	TYP.	UNIT
d _{sin}	sine-wave distortion	f = 1 kHz; R _L = 10 kΩ; see Fig.13	4.0	2.25	-2.25	0.04	%
			8.0	4.5	-4.5	0.02	%
		f = 10 kHz; R _L = 10 kΩ; see Fig.13	4.0	2.25	-2.25	0.12	%
			8.0	4.5	-4.5	0.06	%
αOFF(feedthr)	switch OFF signal feed-through	$R_L = 600 \Omega$; f = 1 MHz; see Figs 14 and 15	note 1	2.25	-2.25	-50	dB
				4.5	-4.5	-50	dB
α _{ct(s)}	crosstalk between two switches/multiplexers	$R_L = 600 \Omega$; f = 1 MHz; see Fig.16	note 1	2.25	-2.25	-60	dB
				4.5	-4.5	-60	dB
V _{ct(p-p)}	crosstalk voltage between control and any switch (peak-to-peak value)	$ \begin{array}{l} R_{L} = 600 \; \Omega; f = 1 \; MHz; \; \overline{E} \; \text{or Sn}, \\ square-wave \; between \; V_{\mathsf{CC} \; and} \\ GND, \; t_{r} = t_{f} = 6 \; ns; \; see \; Fig.17 \\ \end{array} $	_	4.5	0	110	mV
				4.5	-4.5	220	mV
f _{max}	minimum frequency response (–3dB)	$R_L = 50 \Omega$; see Figs 13 and 18	note 2	2.25	-2.25	170	MHz
				4.5	-4.5	180	MHz
C _S	maximum switch capacitance	independent (Y)	-	-	-	5	pF
		common (Z)	_	-	-	12	pF

Notes

- 1. Adjust input voltage V_{is} to 0 dBm level (0 dBm = 1 mW into 600 Ω).
- 2. Adjust input voltage V_{is} to 0 dBm level at V_{os} for 1 MHz (0 dBm = 1 mW into 50 Ω).





74HC4052; 74HCT4052



(b) channel OFF condition.


Fig.16 Test circuits for measuring crosstalk between any two switches/multiplexers.








74HC4052; 74HCT4052

AC WAVEFORMS












74HC4052; 74HCT4052

PACKAGE OUTLINES






74HC4052; 74HCT4052




DIP16: plastic dual in-line package; 16 leads (300 mil)



74HC4052; 74HCT4052

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1



SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all the BGA packages
 - for packages with a thickness \geq 2.5 mm
 - − for packages with a thickness < 2.5 mm and a volume \ge 350 mm³ so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

74HC4052; 74HCT4052

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

2003 May 16

74HC4052; 74HCT4052

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD		
	WAVE	REFLOW ⁽²⁾	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable	
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁶⁾	suitable	

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

74HC4052; 74HCT4052

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

74HC4052; 74HCT4052

NOTES

74HC4052; 74HCT4052

NOTES

74HC4052; 74HCT4052

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/03/pp32

Date of release: 2003 May 16

Document order number: 9397 750 11266

SCA75

Let's make things better.





Philips Semiconductors